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Abstract-Superconducting implementation of neu- 
ral circuits is presented. A neuron element is com- 
posed of a coupled-SQUID, which is a combination 
of a single-junction SQUID and a double-junction 
SQUID. A synapse element is composed of multiple 
double-junction SQUIDs. To demonstrate the abili- 
ties of these circuits experimentally, a 3-bit neural- 
based A/D converter, which contains three neurons 
and three synapses, has been fabricated using a nio- 
bium integration technology. This is the prst success- 
ful implementation of both neuron and active synapse 
elements into a superconducting neural network. 
1: INTRODUCTION 
Recently, there has been increasing interest in the ap- 
plication of artificial neural networks for parallel and in- 
telligent information processing. For example, they can 
rapidly compute good solutions to difficult optimization 
problems of the NP-complete class [l], and their functions 
can be programmed by several learning methods [2]. 
The models of artificial neural networks are simple in 
comparison with conventional computing devices. Fig. 1 
shows a fully-connected neural network. It comprises n 
neurons and n x n synapses. A neuron and a synapse can 
be modeled using a nonlinear amplifier and a multiplier, 
respectively. The simplest network model of n neurons 
describes the activity of the i-th neuron as follows: 
where r ,  vi ,  Xi, hi, and T, j  are the time constant, the 
potential level, the output, the threshold value, and the 
synaptic weight to the i-th neuron from the j-th one, re- 
spectively. f(q) is a sigmoid-shaped function. 
If we wish to put the special features of neural net- 
works to practical use, we need to implement them on 
fully parallel architecture. Several groups have reported 
the implementation of neural networks using semiconduc- 
tor integrated-circuits [3]. However, power dissipation due 
to their huge number of devices and interconnections will 
be a serious problem. 
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Fig. 1. Fully-connected neural network. 
Josephson circuits are ideal for very large scale inte- 
grated neural networks, because of their ultra-high speed 
operation and very low power dissipation [4]-[SI. We 
have proposed a neuron of a coupled-SQUID [A. A 
2-bit neural-based A/D converter, which contained two 
coupled-SQUID neurons and one synapse resistor, was 
fabricated and operated as a network solving an optimiza- 
tion problem. We have also proposed a synapse of variable 
current source type, which can improve the performance 
of superconducting neural networks [7]. 
In this paper, we present a superconducting neuron and 
a synapse using SQUIDs. We propose a modified synapse 
circuit with higher gain [8]. We also describe the opera- 
tion of a %bit neural-based A/D’converter which contains 
three neurons and three synapses. This is the first imple- 
mentation of both neuron and active synapse elements 
into a superconducting neural network. 
’ 
11. SUPERCONDUCTING EURAL CIRCUITS 
A .  Neuron 
Fig.2 shows the equivalent circuit of the neuron com- 
posed of a coupled-SQUID [7]. It is a combination 
of a single-junction SQUID (1J-SQUID) and a double- 
junction SQUID, (2J-SQUID). All junctions are shunted, 
and the 2J-SQUID is operated in nonlatching mode. The 
1J-SQUID and the 2J-SQUID work as a flux quantum 
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Fig. 2. Equivalent circuit of a superconducting neuron element. 
generator and a flux detector, respectively. The quantum 
state in the 1J-SQUID, “0” and “1,” which can be read out 
by the biased 2J-SQUID, corresponds to the ‘non-firing’ 
and ‘firing’ state of a neuron. 
To match our fabrication process, we assume 5pm x 
5pm and 10pm x 10pm Nb/AlO,/Nb junctions with 
Josephson critical current density J,=1 .0kA/cm2. The 
designed circuit parameters are Icl=0.25mAl Ica=l.OmA, 
L1=0.83pH, and L2=0.82pH. The 1J-SQUID and the 25- 
SQUIDS are shunted by one 0.940 and two 0.240 resistors. 
The numerical simulation using JSIM [9] shows that 
the switching delay of a neuron with a load resistor of 
0.240 and a load inductor of 4.0pH is 17ps. The power 
dissipation without biasing is 0.26pW. 
Our previous neuron size was 130pm x 110pm [7]. We 
have redesign the layout, and the neuron size has been 
reduced to 120pm x 95pm. 
B. Synapse 
Fig.3 shows the equivalent circuit of the modified 
synapse which is composed of three 2J-SQUIDS and 
achieves an accuracy of 2 bits [SI. The 1-th bit of the 
synapse has 2r-1 W-SQUIDS, that is, the 1st and the 
2nd bit have one and two 2J-SQUIDS respectively. All 
2J-SQUIDS are shunted by resistors, R,, and operated in 
nonlatching mode. They are mutually coupled to an in- 
put line and directly connected to an output line through 
resistors, Ro. The bias currents, BIAS1 and BIAS2, are 
externally supplied to the 1st and the 2nd bit, respec- 
tively. 
The output current of the 2nd bit becomes twice as 
much as that of the 1st bit. Hence, we can obtain 22 
output levels by switching the bias currents. The designed 
circuit parameters are Ic=0.25mA, L=4.0pH1 M=3.2pHl 
and R,=R0=0.94Q. The area occupancy and the power 
dissipation (without biasing) of a 2J-SQUID are 120pm 
x 115pm and O.O63pW, respectively. 
Adding 2J-SQUIDS with the same parameters is all 
that is required to increase the number of bits. We have 
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Fig. 3. Equivalent circuit of a superconducting synapse element 
(%bit). 
confirmed numerically the operation of a 4bi t  synapse 
which contains fifteen 2J-SQUIDS. The numerical opera- 
tion shows that the switching delay of a 4bi t  synapse is 
less than 250ps. 
C. Axon 
One of the advantages of superconducting neural net- 
works is that a superconducting strip line can be used for 
an axon. It is nearly lossless and dispersionless if the sig- 
nal frequency is lower than the gap frequency. Another 
significant feature of a superconducting line over a super- 
conducting ground plane is that cross talk between ad- 
jacent lines is minimal. Therefore, superconducting strip 
lines have high quality for neural networks which needs a 
large number of interconnections. 
A Josephson transmission line (JTL) can be also used 
as an axon [6]. A fluxon pulse propagating on a JTL can 
works as a neural impulse. The problem is that the use of 
JTLs might increase the power dissipation and decrease 
the integration scale. 
111. 3 - B r ~  NEURAL-BASED A/D CONVERTER 
To demonstrate the capability of these neural circuits 
experimentally, we have fabricated a 3-bit A/D converter 
of CRANN (correct reaction neural network) type [lo]. 
An A/D converter is a good example of an optimization 
problem [ll]. The synaptic weights and the threshold 
values in the CRANN A/D converter are: 
where x is the analog input. 
Fig. 4 (a) shows the schematic configuration of the AID 
converter. The network contains three neurons and three 
synapses. The neurons for the 1st bit and the 3rd bit 
are called the LSB (Least Significant Bit) and the MSB 
(Most Significant Bit) , respectively. The synaptic weights 
are fixed and all synapses are negatively biased by using 
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Fig. 4. %bit neural-based A/D converter. (a) Schematic configura- 
tion. (b) Photomicrograph of the fabricated circuit. 
a single feed line. We define the output current of one 2J- 
SQUID as a synaptic weight of “2.” Hence, the synapses 
T12, TIS,  and T23 contain one, two, and two 2J-SQUIDS, 
respectively. The analog input current and the current 
adjusting the thresholds are supplied by using external 
current sources. 
The Josephson circuits have been fabricated on a Si sub- 
strate using Nb/AlO,/Nb junctions, Pb-In wiring, and 
Au-In resistors with 5pm design rule. Details of the fab- 
rication process were reported in [6] and [12]. Fig.4 (b) 
shows a photomicrograph of the fabricated network. 
Fig. 5 (a) and (b) show the numerical and experimental 
operation of the A/D converter. Fig. 6 shows the analog- 
input to digital-output characteristics. These figures show 
the successful operation of the A/D conversion. 
The fabricated mutual inductance M is 2.2pH, smaller 
than the designed value of 3.2pH, which is the reason why 
the activity of the LSB neuron cannot be suppressed com- 
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Fig. 5. The operation of the %bit A/D converter. (a) Numerical 
and (b) experimental results. 
pletely. 
The operation of the A/D converter was observed with 
analog input frequency up to 100kHz, limited by our high- 
gain measurement equipment. Simulation shows that this 
network can respond to analog input at over 100MHz. 
IV. DISCUSSION 
We have developed the superconducting neuron and 
synapse, which are the fundamental elements for the im- 
plementation of neural networks. The present circuits are 
designed using Jc=l.0kA/cm2 and 5,um rule. Assuming 
J,=10kA/cm2 and lpm rule for the future design, the 
area occupancies of these elements could be reduced to 
about 1/50 (1/25 by changing the design rule and 1/2 by 
optimizing the layouts). Especially, the neuron does not 
use magnetic coupling, and hence, it might be possible 
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Fig. 6. Experimental analog-input to digital-output characteristics 
of the %bit A/D converter. 
to reduce the cell area further by a factor of 1/100 with 
sub-micron technology by replacing geometric inductance 
with kinetic inductance [13]. 
The next subject for the implementation of supercon- 
ducting neural networks is the realization of a learning 
system, which is one of the special features of neural net- 
works. Learning means self-organization of a network by 
changing synaptic strengths according to a certain learn- 
ing rule. To realize a learning system, we have to imple- 
ment a memory function into the synapse. The learning 
rule will be represented by some logic functions which ac- 
cess to synapse memories. We have been investigating 
the flip-flops composed of the coupled-SQUIDS, and the 
fundamental operations have already been simulated suc- 
cessfully [14]. It would be possible to implement a learning 
system using such flip-flops. 
V. SUMMARY 
Superconducting neural circuits using SQUIDs are pre- 
sented. A neuron element is composed of a coupled- 
SQUID, a combination of a 1J-SQUID and a 2J-SQUID. 
A synapse element composed of multiple 2J-SQUIDS al- 
lows discrete synaptic weights. To demonstrate the abil- 
ities of these circuits experimentally, a superconducting 
neural network, which contains three neurons and three 
synapses, has been fabricated using a Nb/AlO,/Nb inte- 
gration technology. This is the first successful implemen- 
tation of both neurons and active synapses into a super- 
conducting neural network. 
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